CLUSTER MODES

Adrian Jackson adrianj@epcc.ed.ac.uk @adrianjhpc

Some slides from Intel Presentations



Cache Coherency

KNL PROCESSOR TILE

CHA Caching/Home Agent (or HUB)

- 2D-Mesh connections for Tile
- Distributed Tag Directory to keep L2s coherent
- MESIF protocol

2VPUs	нив	2VPUs
Core	1MB L2	Core






Cache coherency

- For memory loads/stores
 - Core (requestor) looks in local L2 cache
 - If not there it queries DTD for it:
 - Sends message to tile containing DTD (tag owner) entry for that memory address:
 - If it's not in any cache then data fetched from memory
 - DTD updates with requestor information
 - If it's in a tile's L2 cache then:
 - Tag owner sends message to tile where data is (resident)
 - Resident sends data to requestor



KNL

KNL MESH INTERCONNECT



Mesh of Rings

- Every row and column is a ring
- YX routing: Go in Y \rightarrow Turn \rightarrow Go in X
 - 1 cycle to go in Y, 2 cycles to go in X
- Messages arbitrate at injection and on turn

Mesh at fixed frequency of 1.7 GHz Distributed Directory Coherence protocol

KNL supports Three Cluster Modes


- 1) All-to-all
- 2) Quadrant
- 3) Sub-NUMA Clustering

Selection done at boot time.





KNL Cluster Mode: Quadrant



1) L2 miss, 2) Directory access, 3) Memory access, 4) Data return Avinash Sodani CGO PPoPP HPCA Keynote 2016 Chip divided into four virtual Quadrants

Address hashed to a Directory in the same quadrant as the Memory

Affinity between the Directory and Memory

Lower latency and higher BW than all-to-all. SW Transparent.



Quadrant mode

- One NUMA region for MCDRAM
- One NUMA region for main memory



If using only 1 MPI rank and OpenMP to fill up cores and also **KNL** using SNC, have to enable all memory access, i.e.: numactl -m 4,5,6,7 Cluster Mode: Sub-NUMA Clustering (SNC) MCDRAM MCDRAM MCDRAM MCDRAM PCle Each Quadrant (Cluster) exposed as a EDC separate NUMA domain to OS. Tile Tile Tile Tile Tile Looks analogous to 4-Socket Xeon Tile Tile Tile Affinity between Tile, Directory and Tile Tile Tile Tile MC DDR Memory Tile Tile Tile Tile Tile Tile

Tile

Tile

1) L2 miss, 2) Directory access, 3) Memory access, 4) Data return

Tile

Tile

EDC

MCDRAM

Tile

Tile

EDC

MCDRAM

Tile

Tile

EDC

MCDRAM

Tile

Tile

EDC

MCDRAM

Avinash Sodani CGO PPoPP HPCA Keynote 2016

Tile

Tile

Misc

Local communication. Lowest latency of all modes.

SW needs to NUMA optimize to get benefit.


epcc

SNC-4

- Four NUMA regions for MCDRAM
- Four NUMA regions for main memory



KNL Don't use, fallback/for broken hardware mode Cluster Mode: All-to-All



Address uniformly hashed across all distributed directories

No affinity between Tile, Directory and Memory

Most general mode. Lower performance than other modes.

Typical Read L2 miss

- 1. L2 miss encountered
- 2. Send request to the distributed directory
- 3. Miss in the directory. Forward to memory
- 4. Memory sends the data to the requestor



Cluster modes

- Cluster modes are really just part of the memory modes
- Two ones that may be of interest
 - Quadrant and SNC-4
 - Quadrant will always give reasonable performance
 - SNC-4 should give a bit better performance if code is properly NUMA aware
 - Will give worse performance if your code goes beyond the NUMA regions
 - May require careful pinning if running less processes than numa regions
- Ignore alltoall, hemisphere, SNC-2
- Changing either cluster mode or memory mode requires rebuild of tag directories
 - Requires reboot
 - Takes ~15-20 minutes

